INTRODUCTION
For CMOS the study of error and faults sources could be done on the components level theoretically and physically, while in QCA the error sources can be studied theoretically only since up to this moment no QCA chips have been produced. In this paper the reliability of basic element in QCA which is the majority function with its three input and multiple input forms will be studied. The full adder designed in with QCA will be used as a test bench to compare the reliability of the different majority forms.
QCA BASICS 2.1 QCA Definitions
The current chips integration technology is reaching to its physical limits. So, there are a lot of proposed technologies that can be used at the nano scale. One of these is quantum dot cellular automata (QCA).
The theory of QCA was proposed by Lent et al. in 1993 [1] . QCA encodes binary information in the charge configuration within a cell. Coulomb interaction between cells is sufficient to accomplish the computation in QCA arrays-thus no interconnect wires are needed between cells. No current flows out of the cell so that low power dissipation is possible.
A simple QCA cell consists of four quantum dots arranged in a square, shown in Figure ( Dots are simply places where a charge can be localized. There are two extra electrons in the cell that are free to move between the four dots. Tunneling in or out of a cell is suppressed. The numbering of the dots in the cell goes clockwise, starting from the dot on the top right. A polarization P in a cell, which measures the extent to which the electronic charge is distributed among the four dots, is therefore defined as Eq. (1) (1) Where P i denotes the electronic charge at dot i. Because of Coulomb repulsion, the electrons will occupy antipodal sites. The two polarized charge configurations P = ¡1 and P = 1 correspond bit value of 0 and 1 respectively. These two states are used to encode the binary information. When a polarized cell is placed close to another cell in line, the Coulomb interaction between them will force the second cell switch into the same state as the first cell, minimizing the electrostatic energy in the charge configuration of the cells. Based on the Coulomb interaction between cells, fundamental QCA devices can be built.
QCA Clocking
Since there is no current flow in QCA wire so to control signal flow direction and for Timing control, to restore the lost signal energy to the environment, creating pipelines if multiple clock signals could be used, forcing the circuit to stay in the quantum mechanics ground state and other reasons discussed by Hennessy et al. in 2001 [2] the QCA wire should be clocked. A lot of methods were proposed for clocking and all of them had four phases with different timing for each phase. The clocking field with four phases shown in Figure 2 cannot be changed with the usual clock signal with two phases (high and low) because if abrupt switching is used The Input is changed suddenly to the QCA circuit and the circuit would be in some excited state and try to relax to ground state by dissipating energy to the environment, the relaxation will be inelastic and uncontrolled, and The circuit may enter a metastable state that is determined by local and not global ground state.
While for the four phase switching the clock signal is designed to ensure adiabatic switching (four phases signal), the relaxation is controlled by the switch and release phases of the clock signal, and the circuit is always kept in its instantaneous ground state.
RELAIBILITY WITH PTM 3.1 Theory
The study of the reliability of the majority gate had been inspected most of the times using the Probabilistic Transfer Matrix (PTM) [3] The PTM can be defined as the tensor product of gates' probabilities matrices. The computation of PTM matrix for NAND gate is shown in figure (3) .In this figure the probability of the output for each input pattern is considered to form the individual gate matrix which describe the error probability of this gate. Now to compute the entire probability of the circuit the PTM for each gate need to be computed then the final reliability of the circuit can be obtained using the tensor products of the PTMs after dividing the circuits into suitable levels. From the circuit PTM the overall reliability of the circuit can be derived easily. For further information on calculating the PTM for multi-level QCA circuits reference [4] will be useful. 
The PTM calculations for majority function
To study the reliability of the multi-input majority function one should start with constructing the PTM for the 3-input majority gate and compute the reliability of it. The PTM for the 3-input majority gate is illustrated in Figure (4) .
To construct the overall circuit reliability from the PTM matrix the following steps is followed [4] : 1-p) ).
Using the same approach the PTMs for the five-input and seven -input majority functionsare constructed and MATLAB is used to compute the overall reliability of these functions which ware equal to the reliability of the three-input majority function as a gate and as shown from the results in Figure (5) where different values of probability of error (p) are used and in both cases different probability of occurrence for each input and the equal probability of occurrence of each input. a)T. Table( 
Figure (4) the PTM for the 3-input majority gate
According to our best knowledge the reliability of the multiinput majority gate has not been inspected only in [5] where the reliability of the computation with majority function was investigated using a multi-level ternary tree of majority gates and Probability Gate Model (PGM). The results showed that when the number of the inputs for the majority tree increase the reliability will decrease and any none zero error components cannot be tolerated for long computation.
From the obtained results in this work one can say that the single gate multi-input majority functions (5, 7 input) have the same reliability of the three input majority function 
PTM FOR FULL ADDERS
Now to do further investigation the reliability of circuits built with multi-input majority function is studied and the one bit full adder cell introduce in [6] and illustrated in Figure (6 ) is taken as an example by dividing the circuit to sub-circuits and driving the overall PTM of it. To do that the special matrices introduced in [7] for two wires swap and three wires swap, the (n x n) Identity matrix, and gate fan2 matrix showed in Figure  ( 
MAJ5=
The PTM matrix of 5-input Majority gate calculated with the same methodology used for 3-input Majority.
RESULTS
Using MATLAB to compute eq.(2) enable us to find the probability of failure of the Sum and Cout outputs of the 5-input Majority full adder for every gate probability of failure .
The reliability of the previous designs of the FA cell was studied in [8] using PTM approach for four designs presented in Figure ( 
CONCLUSIONS
It can be seen from noticing the previous results that the XOR FA gives the best result for the sum output and the other three designs give the same result for the carry out output which is better than the XOR FA. This is a normal result since they have only majority gate in the path of the carry output.
For the FA built with the 5-input majority gate it can be seen from Figure ( 11) that the probability of failure of carry out output is equal to one obtained from the three majority designs and for the sum output it's equal to the one obtained from the XOR FA. It can be said that the FA cell designed with 5-input majority function has better overall reliability than the previous designs. This result is a good motive to try to redesign the other basic arithmetic cells with the multiinput majority function.
